Low Power Interconnect Design
Sandeep Saini
jun. 2015 · Springer
4,0star
2 mnenjireport
E-knjiga
152
Strani
reportOcene in mnenja niso preverjeni. Več o tem
O tej e-knjigi
This book provides practical solutions for delay and power reduction for on-chip interconnects and buses. It provides an in depth description of the problem of signal delay and extra power consumption, possible solutions for delay and glitch removal, while considering the power reduction of the total system. Coverage focuses on use of the Schmitt Trigger as an alternative approach to buffer insertion for delay and power reduction in VLSI interconnects. In the last section of the book, various bus coding techniques are discussed to minimize delay and power in address and data buses.
Ocene in mnenja
4,0
2 mnenji
Ocenite to e-knjigo
Povejte nam svoje mnenje.
Informacije o branju
Pametni telefoni in tablični računalniki
Namestite aplikacijo Knjige Google Play za Android in iPad/iPhone. Samodejno se sinhronizira z računom in kjer koli omogoča branje s povezavo ali brez nje.
Prenosni in namizni računalniki
Poslušate lahko zvočne knjige, ki ste jih kupili v Googlu Play v brskalniku računalnika.
Bralniki e-knjig in druge naprave
Če želite brati v napravah, ki imajo zaslone z e-črnilom, kot so e-bralniki Kobo, morate prenesti datoteko in jo kopirati v napravo. Podrobna navodila za prenos datotek v podprte bralnike e-knjig najdete v centru za pomoč.
